Abstract -In this paper an investigation of different filter prototypes and their applicability to digital phase locked loop design is carried out. A novel design technique using the superior filter prototype for the 4th order Digital PLL is also introduced. The optimum choice of each design parameter is considered, while maintaining realisable component values as a priority. Finally the proposed design technique is used to design a 4th order Digital PLL with optimum filter cut-off, stability and lock time. This 4th order design method is an improvement on existing methods that exist in the literature to date, this is verified using simulation of a Digital PLL designed using the proposed technique.
I. INTRODUCTION
The Digital PLL (DPLL) is a versatile component block widely used in electronics for operations such as frequency synthesis, clock data recovery, and demodulation. The DPLL system consists of a phase frequency detector (PFD), a charge pump (CP), and a voltage controlled oscillator (VCO), all of which are vital to the operation of the DPLL. The DPLL may also include a low pass loop filter (LF) or a frequency divider. A typical DPLL is shown in Fig. 1 . The first order DPLL, with no loop filter is globally stable but produces large frequency jitter (phase noise) on the output signal that is intolerable for most applications. The solution is to include a simple RC low pass filter at the output of the CP to reduce this jitter. However discrete Vc voltage jumps still exist due to voltage jumps across the filter resistor, these are commonly attenuated by including an additional ripple capacitor (C2 in The loop filter performs two operations on the CP output; first it converts the discrete like current output of the CP to a continuous DC like voltage for operation by the VCO; and second it attenuates high-frequency noise on the control voltage signal. It is necessary to eliminate noise on the control voltage, as this will be represented as jitter on the PLL output signal. Higher order filters provide greater attenuation of this jitter. For the purpose of low noise operation, passive filters are preferred to active filters, however this adds some restriction on the choice of filter transfer function. The DPLL is a highly nonlinear system and is further complicated by the fact that the variable of interest around the loop changes from phase to voltage, in the PFD, CP, and LF, and back to phase in the VCO. The DPLL can be approximated to a linear transfer function by replacing the CP-PFD block in Fig. 1 The transfer function of these prototypes is given in (3), where oc, f, 6, and E are the normalised coefficients from Table 1 above.
The component values of the DPLL are calculated using (4-8).
These component values produce optimum cut-off characteristics for the DPLL filter structure. In this section the PWL method of [2] is used to determine the optimum choice of K, M1, M2 and coc, from the previous section, where K is equal to KpKv. Using the above techniques and optimised parameters, an optimum DPLL system is designed, simulated, and shown to be an improvement over existing techniques.
The forth order DPLL has six unknown component values yet the filter prototype provides only four equations, the solution to this is to introduce two ratios M1 and M2 (7-8). These parameters define the location of the filter pole P4 in Fig. 4 . Ideally we require that the HCL(S) poles be located at the same point as the prototype poles, however this is not feasible for the passive loop filter structure of Fig. 2 . The poles are placed as close to the ideal location as possible. This has the effect of keeping the system poles in their optimum location making K insignificant with respect to the system response. However K has an effect on the filter component values (4) (5) (6) (7) (8) and is chosen solely to achieve realisable values.
The choice of coc is crucial for a stable DPLL system design.
Traditionally it was suggested to choose coc to be at least /1lOth
of COR, otherwise the CTA would become invalid and the loop filter would pass large amounts of in-band noise causing instability in the DPLL. The traditional choice of coc, from [3, 4, 5] is plotted against the normalised system lock time (tLCKFR), as dots in Fig. 6 , and has a minimum OC/OAOR ratio of th 1/13 . Ideally we require a coc close to COR, to reduce out-fband noise, but the CTA must still be valid. Using the PWL method we can determine the DPLL lock time as coc approaches oR. This is shown in Fig. 6 as a line for a range of ()C/O)R. In Fig. 6 the CTA begins to break down at )C/OO)R greater then 0.1. The system lock time is also reduced as coc approaches COR. Also we know that the out-of-band noise attenuation will be greater the closer Coc is to COR. Therefore we require coc to be as close to coR as possible, but avoiding the CTA break down point. Identification of the breakdown point can improve the design process. This is achieved using the PWL numerical solution method of [2] . Using (4-8), choosing the optimum coc close to COR for minimum lock time, and finally choosing optimum M1 and M2 for the sharpest roll-off, an optimum, stable, and realizable 4th order DPLL is designed. This is demonstrated in the next section.
IV. OPTIMUM FILTER PROTOTYPE AND DESIGN EXAMPLE
In this section each filter prototype from Table 1 is considered. The best filter prototype is then applied to the design method of the previous section. In Fig. 7 It is clear from both plots that the Chebyshev filter returns the best results for both lock time and steady state error for all Chebyshev ripple parameters, R. As discussed earlier the value of K is insignificant in terms of the system response and is chosen here using traditional rule-of-humb, the values are Kv = 62.8MHz/V and Ip = 1OA. The filter ratios M1 and M2 are chosen to produce the lowest possible lock time and optimum location of P4. The value of R allows the designer to trade-off between faster lock time and better steady state error. As R is increased coc approaches COR, this is illustrated in Fig. 8 . The lock time and steady state error can be varied by optimally choosing R. Fig. 9 shows the lock time (dashed line) and steady state error (continuous line) for a range of R. The minimum lock time and steady state error is found to occur at a value of R equal to 0.707. Consider the design of a 20MHz DPLL system using the proposed design method. This system has a feedback divide ratio of 10, and gains Kv = 300 MHz/V and Ip = 1OA. A Chebyshev filter prototype with an R of 0.707 is used. The optimum choice of M1 and M2 are found using the PWL method to give optimum lock time and optimum location of P4. For this particular system M1 is chosen to be 12, and M2 is 1. for steady state error, lock time and sharp filter roll-off are found through the numerical of (10) and the PWL model of [2] . The Chebyshev, Bessel, and Butterworth filter prototypes are each considered and the best filter prototype is found to be the Chebyshev with a ripple value of 0.707. Using this Chebyshev filter and the optimum ooc, M1 and M2, a stable, fast locking, low noise 4th order DPLL is demonstrated.
